RISCV RISCV
Home Home
  • RISC-V Specifications
ISA
    • Unprivileged Architecture
      • Preamble
      • Preface
      • Introduction
      • Chapter 1. RV32I Base Integer Instruction Set
      • Chapter 2. RV32E and RV64E Base Integer Instruction Sets, Version 2.0
      • Chapter 3. RV64I Base Integer Instruction Set
      • Chapter 4. "Zifencei" Extension for Instruction-Fetch Fence, Version 2.0
      • Chapter 5. "Zicsr", Extension for Control and Status Register (CSR) Instructions, Version 2.0
      • Chapter 6. "Zicntr" and "Zihpm" Extensions for Counters, Version 2.0
      • Chapter 7. "Zihintntl" Extension for Non-Temporal Locality Hints, Version 1.0
      • Chapter 8. "Zihintpause" Extension for Pause Hint, Version 2.0
      • Chapter 9. "Zimop" Extension for May-Be-Operations, Version 1.0
      • Chapter 10. "Zicond" Extension for Integer Conditional Operations, Version 1.0.0
      • Chapter 11. "M" Extension for Integer Multiplication and Division, Version 2.0
      • Chapter 12. "A" Extension for Atomic Instructions, Version 2.1
      • Chapter 13. "Zawrs" Extension for Wait-on-Reservation-Set instructions, Version 1.01
      • Chapter 14. "Zacas" Extension for Atomic Compare-and-Swap (CAS) Instructions, Version 1.0.0
      • Chapter 15. "Zabha" Extension for Byte and Halfword Atomic Memory Operations, Version 1.0
      • Chapter 16. RVWMO Memory Consistency Model, Version 2.0
      • Chapter 17. "Ztso" Extension for Total Store Ordering, Version 1.0
      • Chapter 18. "CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0
      • Chapter 19. "F" Extension for Single-Precision Floating-Point, Version 2.2
      • Chapter 20. "D" Extension for Double-Precision Floating-Point, Version 2.2
      • Chapter 21. "Q" Extension for Quad-Precision Floating-Point, Version 2.2
      • Chapter 22. "Zfh" and "Zfhmin" Extensions for Half-Precision Floating-Point, Version 1.0
      • Chapter 23. "BF16" Extensions for for BFloat16-precision Floating-Point, Version 1.0
      • Chapter 24. "Zfa" Extension for Additional Floating-Point Instructions, Version 1.0
      • Chapter 25. "Zfinx", "Zdinx", "Zhinx", "Zhinxmin" Extensions for Floating-Point in Integer Registers, Version 1.0
      • Chapter 26. "C" Extension for Compressed Instructions, Version 2.0
      • Chapter 27. "Zc*" Extension for Code Size Reduction, Version 1.0.0
      • Chapter 28. "B" Extension for Bit Manipulation, Version 1.0.0
      • Chapter 29. "V" Standard Extension for Vector Operations, Version 1.0
      • Chapter 30. Cryptography Extensions: Scalar & Entropy Source Instructions, Version 1.0.1
      • Chapter 31. Cryptography Extensions: Vector Instructions, Version 1.0
      • Chapter 32. Control-flow Integrity (CFI)
      • Chapter 33. RV32/64G Instruction Set Listings
      • Chapter 34. Appendix: Extending the RISC-V ISA
      • Chapter 35. ISA Extension Naming Conventions
      • Chapter 36. Document Revision History
      • Chapter 37. RVWMO Explanatory Material, Version 0.1
      • Appendix A. Formal Memory Model Specifications, Version 0.1
      • Appendix B. Calling Convention for Vector State (Not authoritative - Placeholder Only)
    • Privileged Architecture
      • Preamble
      • Preface
      • Introduction
      • Chapter 1. Control and Status Registers (CSRs)
      • Chapter 2. Machine-Level ISA, Version 1.13
      • Chapter 3. "Smstateen/Ssstateen" Extensions, Version 1.0
      • Chapter 4. "Smcsrind/Sscsrind" Indirect CSR Access, version 1.0
      • Chapter 5. "Smepmp" Extension for PMP Enhancements, Version 1.0
      • Chapter 6. "Smcntrpmf" Cycke and Instret Privilege Mode Filtering, Version 1.0
      • Chapter 7. "Smrnmi" Extension for Resumable Non-Maskable Interrupts, Version 1.0
      • Chapter 8. "Smcdeleg" Counter Delegation Extension, Version 1.0
      • Chapter 9. "Smdbltrp" Double Trap Extension, Version 1.0
      • Chapter 10. "Smctr" Control Transfer Records Extension, Version 1.0
      • Chapter 11. Supervisor-Level ISA, Version 1.13
      • Chapter 12. "Sstc" Extension for Supervisor-mode Timer Interrupts, Version 1.0
      • Chapter 13. "Sscofpmf" Extension for Count Overflow and Mode-Based Filtering, Version 1.0
      • Chapter 14. "H" Extension for Hypervisor Support, Version 1.0
      • Chapter 15. Control-flow Integrity(CFI)
      • Chapter 16. "Ssdbltrp" Double Trap Extension, Version 1.0
      • Chapter 17. Pointer Masking Extensions, Version 1.0.0
      • Chapter 18. RISC-V Privileged Instruction Set Listings
      • Chapter 19. History
    • Bibliography
Report a Problem GitHub Project More Details Download PDF
  • RISC-V Specifications
  • ISA
  • Unprivileged

For the latest stable version, please use ISA Specifications 20260120!

The RISC-V Instruction Set Manual

Volume I: Unprivileged Architecture

RISCV

Version 20250508: This document is in Ratified state.

ISA Specifications Preamble
riscv.org Technical Hub Code of Conduct Privacy Policy Join RISC-V

Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.