RISCV RISCV
Home Home
  • RISC-V Specifications
Platform Software
  • Boot and Runtime Services
    • Title Page
    • Copyright and License
    • Contributors
    • Chapter 1. Introduction
    • Chapter 2. Recipes
    • Chapter 3. Hart Requirements
    • Chapter 4. SBI Requirements
    • Chapter 5. BRS-I UEFI Requirements
    • Chapter 6. BRS-I ACPI Requirements
    • Chapter 7. BRS-I SMBIOS Requirements
    • Bibliography
  • Functional Fixed Hardware
    • Title page
    • Copyright and License
    • Contributors
    • Change Log
    • Chapter 1. Introduction
    • Chapter 2. RISC-V FFH Resource Descriptor Encoding
    • Chapter 3. Use Cases
    • Appendix A. _LPI Object Examples
    • Appendix B. _CPC Object Examples
  • IO Mapping Table
    • Title Page
    • Copyright and License
    • Contributors
    • Changelog
    • Terms and Abbreviations
    • Chapter 1. Introduction
    • Chapter 2. RISC-V IO Mapping Table (RIMT)
    • Chapter 3. ID Mapping Examples
    • Bibliography
  • Platform Management Interface (RPMI)
    • Title Page
    • Copyright and License
    • Contributors
    • Changelog
    • Terms and Abbreviations
    • Chapter 1. Introduction
    • Chapter 2. Transport
    • Chapter 3. Messaging Protocol
    • Chapter 4. Service Groups
    • Chapter 5. Integration with SBI MPXY Extension
    • Bibliography
  • Semihosting
    • Title Page
    • Copyright and License
    • Contributors
    • Chapter 1. Introduction
    • Chapter 2. Semihosting Binary Interface
    • Bibliography
  • Supervisor Binary Interface
    • Title Page
    • Copyright and License
    • Contributors
    • Chapter 1. Changelog
    • Chapter 2. Introduction
    • Chapter 3. Terms and Abbreviations
    • Chapter 4. Binary Encoding
    • Chapter 5. Base Extension (EID #0x10)
    • Chapter 6. Legacy Extensions (EIDs #0x00 - #0x0F)
    • Chapter 7. Timer Extension (EID #0x54494D45 "TIME")
    • Chapter 8. IPI Extension (EID #0x735049 "sPI: s-mode IPI")
    • Chapter 9. RFENCE Extension (EID #0x52464E43 "RFNC")
    • Chapter 10. Hart State Management Extension (EID #0x48534D "HSM")
    • Chapter 11. System Reset Extension (EID #0x53525354 "SRST")
    • Chapter 12. Performance Monitoring Unit Extension (EID #0x504D55 "PMU")
    • Chapter 13. Debug Console Extension (EID #0x4442434E "DBCN")
    • Chapter 14. System Suspend Extension (EID #0x53555350 "SUSP")
    • Chapter 15. CPPC Extension (EID #0x43505043 "CPPC")
    • Chapter 16. Nested Acceleration Extension (EID #0x4E41434C "NACL")
    • Chapter 17. Steal-time Accounting Extension (EID #0x535441 "STA")
    • Chapter 18. Supervisor Software Events Extension (EID #0x535345 "SSE")
    • Chapter 19. SBI Firmware Features Extension (EID #0x46574654 "FWFT")
    • Chapter 20. Debug Triggers Extension (EID #0x44425452 "DBTR")
    • Chapter 21. Message Proxy Extension (EID #0x4D505859 “MPXY”)
    • Chapter 22. Experimental SBI Extension Space (EIDs #0x08000000 - #0x08FFFFFF)
    • Chapter 23. Vendor Specific Extension Space (EIDs #0x09000000 - #0x09FFFFFF)
    • Firmware Specific Extension Space (EIDs #0x0A000000 - #0x0AFFFFFF)
    • References
  • UEFI PROTOCOL
    • Title page
    • Chapter 1. Copyright and License
    • Chapter 2. Contributors
    • Chapter 3. Introduction
    • RISCV_EFI_BOOT_PROTOCOL
    • Bibliography
Report a Problem GitHub Project Download PDF
  • RISC-V Specifications
  • Platform Software Overview
  • Functional Fixed Hardware
  • Contributors

Contributors

This RISC-V specification has been contributed to directly or indirectly by:

  • Andrew Jones ajones@ventanamicro.com

  • Atish Patra atishp@rivosinc.com

  • Rafael Sene rafael@riscv.org

  • Vasudevan Srinivasan vasu@rivosinc.com

Copyright and License Change Log
riscv.org Technical Hub Code of Conduct Privacy Policy Join RISC-V

Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.