RISCV RISCV
Home Home
  • RISC-V Specifications
Hardware
  • Advanced Interrupt Architecture
    • Title Page
    • Contributors
    • Preface
    • Copyright
    • Chapter 1. Introduction
    • Chapter 2. CSRs Added to Harts
    • Chapter 3. Incoming MSI Controller (IMSIC)
    • Chapter 4. Advanced PLIC (APLIC)
    • Chapter 5. Interrupts for Machine and Supervisor Levels
    • Chapter 6. Interrupts for Virtual Machines (VS Level)
    • Chapter 7. Interprocessor Interrupts (IPIs)
    • Chapter 8. IOMMU Support for MSIs to Virtual Machines
  • RISC-V IOMMU
    • Title Page
    • Copyright and License Information
    • Contributors
    • Preface
    • Chapter 1. Introduction
    • Chapter 2. Data Structures
    • Chapter 3. In-memory Queue Interface
    • Chapter 4. Debug Support
    • Chapter 5. Memory-mapped Register Interface
    • Chapter 6. Software Guidelines
    • Chapter 7. Hardware Guidelines
    • Chapter 8. IOMMU Extensions
    • Bibliography
  • Platform-Level Interrupt Controller
    • Title Page
    • Changelog
    • Copyright and license
    • Contributors
    • Chapter 1. Introduction
    • Chapter 2. RISC-V PLIC Operation Parameters
    • Chapter 3. Memory Map
    • Chapter 4. Interrupt Priorities
    • Chapter 5. Interrupt Pending Bits
    • Chapter 6. Interrupt Enables
    • Chapter 7. Priority Thresholds
    • Chapter 8. Interrupt Claim Process
    • Chapter 9. Interrupt Completion
  • Server SoC
    • Title Page
    • Copyright and License
    • Contributors
    • Chapter 1. Introduction
    • Chapter 2. Server SoC Requirements
    • Bibliography
Report a Problem GitHub Project Download PDF
  • RISC-V Specifications
  • Hardware Overview
  • Advanced Interrupt Architecture
  • Copyright

Copyright and license information

This document is released under a Creative Commons Attribution 4.0 International License.
https://creativecommons.org/licenses/by/4.0/.

Preface Chapter 1. Introduction
riscv.org Technical Hub Code of Conduct Privacy Policy Join RISC-V

Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.